Abstract-Many crossbenchmarking results reported in the open literature provide optimistic expectations on the use of optical networks-on-chip (ONoCs) for high-performance and lowpower on-chip communication in future manycore systems. The goal of this paper is to highlight key methodological steps for a realistic assessment of the emerging nanophotonic technology. Building on this methodology, the paper provides an accurate energy efficiency comparison between an ONoC and an ENoC counterpart both at the level of the system interconnect and of the system as a whole. As a result, the paper points out the most promising directions for the development of the technology for the sake of practical relevance, and confirms that the technology has potential based on a characterization methodology with uncommon cross-layer visibility.
I. INTRODUCTION & MOTIVATIONS
Optics could solve many physical problems of on-chip interconnect fabrics, including precise clock distribution, system synchronization, bandwidth and density of long interconnections, and reduction of power dissipation [1] . However, despite the arguments in favor of optics for interconnects on the silicon chip, the technology has currently industrial relevance only for chip-to-chip communication. The main reason is that most of the crossbenchmarking frameworks between ONoCs and ENoCs reported in the literature ultimately fail to make compelling cases for the viability of silicon-nanophotonic technology. In practice, they tend to deliver overly optimistic results for ONoCs while not supporting them with a corresponding depth of analysis. In fact, while the use of abstract simulation models, of optimistic technology assumptions, and of pencil-and-paper floorplanning considerations have been of help to researchers to prove the potential benefits of nanophotonic interconnects, they cannot foster the next step, that is, an industrial uptake. For this, other requirements come into play, such as a true cross-layer design methodology, a more thorough optimization of electronic architectures and digital systems to take benefit of a photonic medium. This paper intends to lay the foundation for an evaluation methodology of practical relevance of the emerging optical interconnect technology. The need for Golden Rules for the trustworthy crossbenchmarking of optical NoCs vs. their electrical counterparts was originally pointed out by [2] . The distinctive contribution of this paper is twofold. First, those rules are augmented based on the experience of the authors of this paper on layout-and system-aware design of optical communication fabrics. Second, the resulting evaluation methodology has been followed to come up with a realistic energy efficiency comparison between ONoC and ENoC at the level of both the system interconnect and the system as a whole. While pros and cons of silicon nanophotonic networks clearly come to the forefront with a more insightful analysis framework, the paper keeps painting a promising picture for the applicability of this technology.
II. FOUNDATIONS FOR AN ASSESSMENT METHODOLOGY
There are two traditional communities working on different aspects of optical NoCs: technology experts, with expertise on silicon photonic devices and/or electromagnetic field propagation, and system designers, with expertise on multi-and many-core parallel hardware platforms. Evolving the optical NoC concept into a viable technology of practical relevance implies that the gap between these two communities is bridged, hence leading to a cross-layer design methodology. This latter should validate abstract models with depth of analysis, and should in turn re-architect systems around higher-order photonic switching structures. In this direction, we draft an initial list of Golden Rules to come up with an accurate and relevant crossbenchmarking of optical interconnect fabrics, by extending those firstly reported in [2] . We now follow the methodology to gain well-grounded insights into the maturity of optical interconnection networks.
III. TARGET 3-D ARCHITECTURE
We consider a 3D architecture with an array fabric of 16 processing tiles on the electronic plane, similar to [3] .
978-1-4799-5347-9/14/$31.00 ©2014 IEEE 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS) Through-Silicon Vias (TSVs) connect the network interfaces (NIs) with corresponding optical network interfaces (or Hubs) that are vertically stacked on the optical layer. All processor elements communicate by means of a 16x16 wavelengthrouted optical Ring topology inspired by [4] . The layout has been performed manually by accounting for the constraints in the 3D setting, especially for the position of network interfaces and memory controllers. For the Ring, special emphasis was given to modeling unexpected waveguide crossings that arise when contacting ring waveguides from modulation stages [6] . The complete network interface architecture has been designed for the wavelength-routing ONoC, which encompasses FIFOs, source-synchronizing circuits, flow control blocks, decoding logic, serializers and deserializers, in addition to the E/O and OE/ conversion circuits (see Fig.1 ). The ENoC counterpart is a 2D-Mesh topology implemented with the lightweight xpipesLite switch architecture [5] , synthesized placed and routed on a low-power 40nm technology. We extend the crossbenchmarking effort to the system level by backannotating the relevant physical and architectural metrics/effects into GEM5 full-system simulator [7] , capable of projecting the ultimate impact that optical interconnect technology may have on realistic execution scenarios. For this reason, we leverage on realistic traffic patterns such as Parsec 2.1 [8] for the estimation of performance and energy metrics for both electronic and optical NoCs. Also, we focus this study on the directorybased implementation of the MOESI proctocol. This is the case of shared memory multiprocessors with distributed last-level cache, implementing hardware support for cache coherence.
IV. PERFORMANCE AND ENERGY ASSESSMENT Fig.2 shows the performance comparison between ONoC and ENoC for all benchmarks of the suite. We assume 3 and 4 bit parallelism for the ONoC. As can be seen, on average the ONoC outperforms the ENoC by about 18% and 23% for 3 and 4 bit parallelism respectively. Fig.3 shows the energy comparison between ONoC and ENoC at the level of the system interconnect. Clearly, the ONoC is not able to achieve the energy break-even with the low-power electronic baseline, although an aggressive optical technology was assumed (parameters values in [6] ). On average, the ENoC proves more energy efficient than the ONoC by roughly 11.6%. The major source of overhead is given by all the NIs, which consume around 35% more energy than the optical fabric itself. However, we should at this point observe that an interconnection network is typically only a small contributor to the total system energy. At the same time, the ONoC is capable of speeding up the system execution time, hence potentially leading to power-hungry systems burning power for a lower amount of time. Fig.4 shows in fact a comparison of both solutions when focusing on the energy of the system as a whole. A 15W electronic tile-based architecture has been assumed, as in [3] . The best case is achieved by ONoCaugmented systems with 4 bit parallelism, which can save more than 20% energy even with a conservative underlying optical technology. V. CONCLUSION This paper lays the foundation for a methodology to realistically assess the maturity of optical interconnect technology. The superior performance properties of photonic switching fabrics, when properly exploited at the architectural level, enable the system as a whole to burn power for a lower amount of time. Therefore, system energy savings are within reach even with a conservative technology, in the order of 20% with respect to systems revolving around ENoCs aggressively optimized for power. The higher level of accuracy pursued by this work sets more realistic expectations for siliconnanophotonic technology in future manycore systems, while confirming its potential viability.
